

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Augustus K. Uht

Application No.: 10/723,592

Filed: November 26, 2003

For: SYSTEM AND METHOD OF DIGITAL SYSTEM PERFORMANCE

**ENHANCEMENT** 

Customer No.: 20350

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Confirmation No. 7587

Examiner: Phuong M. Phu

Art Unit: 2631

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT UNDER 37 CFR §1.97 and §1.98

Sir:

The references cited on attached form PTO/SB/08B are being called to the attention of the Examiner. Copies of the references are enclosed.

It is respectfully requested that the cited references be expressly considered during the prosecution of this application, and the references be made of record therein and appear among the "references cited" on any patent to issue therefrom.

As provided for by 37 CFR §1.97(g) and (h), no inference should be made that the information and references cited are prior art merely because they are in this statement and no representation is being made that a search has been conducted or that this statement encompasses all the possible relevant information.

This IDS is being filed before the mailing date of the final Office Action or Notice of Allowance.

Please charge the IDS fee of \$180 to Deposit Account No. 20-1430. Please deduct any additional fees from, or credit any overpayment to, the above-noted Deposit Account.

Respectfully submitted,

enneth R. Aller

09/08/2004 SDIRETA1 00000045 201430

01 FC:1806

180.00 DA

Kenneth R. Allen Reg. No. 27,301

TOWNSEND and TOWNSEND and CREW LLP

Two Embarcadero Center, Eighth Floor San Francisco, California 94111-3834

Tel: (650) 326-2400 Fax: (650) 326-2422

KRA:rnh

60291660 v1

Substitute for form 1449B/PTO	Complete if Known		
INFORMATION BIGGLOOUSE	Application Number	10/723,592	
INFORMATION DISCLOSURE	Filing Date	November 26, 2003	
STATEMENT BY APPLICANT	First Named Inventor	Augustus K. Uht	
_	Art Unit	2631	
(use as many sheets as necessary)	Examiner Name	Phuong M. Phu	
Sheet 1 of 1	Attorney Docket Number	022193-010111US	

NON PATENT LITERATURE DOCUMENTS  Include name of the author (in CAPITAL LETTERS) title of the article (when appropriate) title of the item					
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T 2		
	1	"AMD Power Now™ Technology," product information Advanced Micro Device Sunnyvale, CA USA (2002).			
	2	"Mobile Intel® Pentium® III Processors Intel SpeedStep® Technology," product information available from http://www.intel.com, Intel Corporation Santa Clara, CA USA (2004).			
	3	AUSTIN et al. "Making Typical Silicon Matter with Razor", IEEE Computer pp. 57-65 March 2004 (2004).			
	4	BURD et al. "A Dynamic Voltage Scaled Microprocessor System," IEEE Journal of Solid-State Circuits 35:1571-1580 (2000).			
	5	GINOSAR "Adaptive Synchronization" proceedings of the IEEE International Conference on Computer Design (ICCD), Oct. 1998 (1988).			
	6	KURODA et al "Variable Supply-Voltage Scheme forLow-Power High-Speed CMOS Digital Design," IEEE Journal of Solid-State Circuits 33:454-462 (1998).			
	7	MERCHANT et al. "Analysis of a control mechanism for a variable speed processor," IEEE Transactions on Computers 45:793-801 (1996).			
	8	OLIVIERI "A Low-Power Microcontroller with on-Chip Self-Tuning Digital Clock-Generator for Variable-Load Applications," proceedings of the IEEE International Conference on Computer Design October 10 - 13, 1999 Austin, Texas (1999).			
	9	SJOGREN et al. "Interfacing synchronous and asynchronous modules within a high-speed pipeline," IEEE Transactions on VLSI Systems 8:573-583 (2000).			
••	10	Suzuki "Low Power Adder with Adaptive Supply Voltage," IEEE 21st International Conference on Computer Design October 13 - 15, 2003 San Jose, California (2003).			
	11	TZARTZANIS et al. "A 34Word x 64b 10R/6W Write-Through Self-Timed Dual-Supply Voltage Register File," Proceedings of the 2002 IEEE International Solid State Circuits Conference (2002).			

Examiner	Date	
Signature	Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached.